

3.125Gb/s CML Limiting Amplifier with LOS Detect

Features

- 3.3V or 5V Power Supply
- Typical Supply Current of 32mA
- Current-Mode Logic Outputs
- Optional Output Squelch
- Loss of Signal Detect
- Output Offset Correction
- Rise/Fall Times Faster than 100ps
- Packages: TSSOP-16, Bare Die

. 12560/S CIVIL LINITING AMPILIER WITH LOS Deter


Applications

- SONET/SDH at 622Mb/s, 1.244Gb/s, 2.488Gb/s, and 3.125Gb/s
- Full-Speed Fibre Channel (1.062Gb/s)
- Small Form Factor (SFF) Receivers
- ATM Optical Receivers

General Description

The VSC7959 is a single supply limiting amplifier with Loss of Signal (LOS) detect for SONET/SDH and Fibre Channel applications up to 3.125Gb/s. The VSC7959 provides a constant output signal swing for a wide range of input voltages and has Current-Mode Logic (CML) outputs. The VSC7961 provides the same functionality as the VSC7959 with positive emitter-coupled logic (PECL) outputs. Key features of the VSC7959 are its RMS power detectors for programmable LOS detection, optional output squelch, adjustable output levels, excellent jitter performance, and fast edge rates. The VSC7959 is available in die form or in a TSSOP-16 package.

Block Diagram





3.125Gb/s CML Limiting Amplifier with LOS Detect

Electrical Characteristics

Table 1: DC Specifications

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{CC}	Power Supply Voltage	3.135		5.5	V	
т	Power Supply Current ⁽¹⁾		31		mA	$V_{\rm CC} = 3.3 V$
I _{CC}	Fower Suppry Current		35		mA	$V_{\rm CC} = 5V$
т	Power Supply Current ⁽¹⁾		38		mA	$V_{\rm CC} = 3.3 V$
I _{EE}	Fower Suppry Current		43		mA	$V_{\rm CC} = 5V$
T	Power Supply Current when		21		mA	$V_{\rm CC} = 3.3 V$
I _{CCSQ}	Squelched ⁽¹⁾		25		mA	$V_{\rm CC} = 5V$
т	Power Supply Current when		24		mA	$V_{\rm CC} = 3.3 V$
I _{EESQ}	Squelched ⁽¹⁾		28		mA	$V_{\rm CC} = 5V$
I _{SQ}	Squelch Input Current	0		400	μΑ	
PSSR	Power Supply Rejection Ratio	20	30		dB	f < 2MHz

NOTE: (1) See Figure 5 for supply current measurement setup.

Table 2: DC Specifications

Symbol	Parameter	Min	Тур	Max	Units	Conditions
	Data Rate	3.125			Gb/s	
V _{IN}	Input Voltage Range	10		1200	mV	Peak-to-peak
J _D	Deterministic Jitter			25	ps	See Note 1
J _R	Random Jitter			8	ps	See Note 2, RMS
t _{R,} t _F	Rise and Fall Times		55	100	ps	20% to 80%
V _N	Input Referred Noise			230	μV	RMS, IN+ to IN-
R _{DIFF}	Differential Input Resistance		100		Ω	IN+ to IN-
f _L	Low Frequency Cutoff		2		MHz	C _Z open
ц	Low Frequency Cutoff		2		kHz	$C_Z = 0.1 \mu F$
V _{SQ}	Output Signal When Squelched			20	mV	Output AC-coupled
		550		1200	mV	Level = open, $R_L = 50\Omega$
V _{CML}	CML Output Voltage	1100		1800	mV	Level = GND, $R_L = 75\Omega$
				20	mV	Squelched
Z ₀	Output Resistance		100		Ω	Single-ended

NOTES: (1) Deterministic jitter measured peak-to-peak with K28.5 pattern. (2) Random jitter measured with minimum input.



3.125Gb/s CML Limiting Amplifier with LOS Detect

Table 3: Loss of Signal Specifications

Symbol	Parameter	Min	Тур	Max	Units	Conditions
H _{LOS}	LOS Hystersis	3.1	3.3	5.5	dB	$H_{LOS} = 20 \log (V_{THD}/V_{THA})$
I _{LOS}	LOS Assert/Deassert Time	0.22	0.25	0.28	μs	
			8.2		mV	$R_{TH} = 2.5 k\Omega$
V _{THA}	LOS Assert Threshold	12.8	19.8	21.8	mV	$R_{TH} = 7k\Omega$
			57.2		mV	$R_{TH} = 20k\Omega$
			11.4		mV	$R_{TH} = 2.5 k\Omega$
V _{THD}	LOS Deassert Threshold	26.2	29.0	31.6	mV	$R_{TH} = 7k\Omega$
			75.2		mV	$R_{TH} = 20k\Omega$
V _{LOSH}	LOS Output HIGH Voltage	3.3			V	$I_{LOS} = -30\mu A$
V _{LOSL}	LOS Output LOW Voltage		0.168		V	$I_{LOS} = +1.2\mu A$

Table 4: Loss of Signal Truth Table

SQUELCH	LOS	Output
High	Low	Off
Low	High	On
High	Low	On
Low	Low	On

Absolute Maximum Ratings(1)

Power Supply Voltage (V _{CC})	0.5V to +6V
Maximum Junction Temperature Range	TBD
Storage Temperature Range (T _S)	-55° C to $+150^{\circ}$ C

NOTE: (1) CAUTION: Stresses listed under "Absolute Maximum Ratings" may be applied to devices one at a time without causing permanent damage. Functionality at or above the values listed is not implied. Exposure to these values for extended periods may affect device reliability.

Recommended Operating Conditions

Positive Voltage Rail (V _{CC})	3.3V or 5V
Junction Temperature Range (T _J)	40°C to +100°C
Ambient Temperature Range (T _A)	40°C to +85°C



3.125Gb/s CML Limiting Amplifier with LOS Detect





Table 5: Pin Identifications

Pin Name	Pin No.	Description	
CZ1	1	Offset Correction Loop Capacitor. Place capacitor between this pin and CZ2 to alter time constant of offset correction loop. See <i>Detailed Description</i> section.	
CZ2	2	Offset Correction Loop Capacitor. Place capacitor between this pin and CZ1 to alter time constant of offset correction loop. See <i>Detailed Description</i> section.	
GND	3	Supply Ground	
IN+	4	Noninverted Input Signal	
IN-	5	Inverted Input Signal	
GND	6	Supply Ground	
		Output Current Level. This pin may either be connected to ground or left unconnected. Connecting to ground causes output current to be 20mA. The output is 16mA when left unconnected. See <i>Detailed Description</i> section.	
ТН	8	Loss of Signal (LOS) Threshold. Connect a resistor from this pin to ground to set the input signal level at which LOS outputs will be asserted. See <i>Application Information</i> section.	
LOS	9	Inverted Loss of Signal Output. LOS is HIGH for input signals above the threshold programmed TH. See <i>Detailed Description</i> section.	
LOS	LOS 10 Noninverted Loss of Signal Output. LOS is LOW for input signals above the threshold program by TH. See <i>Detailed Description</i> section.		
VCC	11	Power Supply	
OUT-	12	Inverted Data Output	
OUT+	13	Noninverted Data Output	
VCC	14	Power Supply	
SQUELCH	15	Squelch Input. Squelch is disabled if this pin is unconnected or set LOW. When SQUELCH is HIGH, OUT+ and OUT- are forced to static levels.	
NC	16	No Connection	



3.125Gb/s CML Limiting Amplifier with LOS Detect





3.125Gb/s CML Limiting Amplifier with LOS Detect

Table 6: Pad Coordinates

Pad	Pin Name	Pad/Pin	Coordinates (µm)		Description	
Name		Number	X	Y	- Description	
CZ1	CZ1	1	270.525	1359.05	Offset Correction Loop Capacitor. Place capacitor between this pin and CZ2 to alter time constant of offset correction loop. See <i>Detailed Description</i> section.	
CZ2	CZ2	2	80.95	1170.525	Offset Correction Loop Capacitor. Place capacitor between this pin and CZ1 to alter time constant of offset correction loop. See <i>Detailed Description</i> section.	
GNDA	GND	3	80.95	990.525	Supply Ground	
LAINP	IN+	4	80.95	810.525	Noninverted Input Signal	
LAINM	IN-	5	80.95	630.525	Inverted Input Signal	
GNDA	GND	6	80.95	450.525	Supply Ground	
LVL	LEVEL	7	80.95	270.525	Output Current Level. This pin may either be connected to ground or left unconnected. Connecting to ground causes output current to be 20mA. The output is 16mA when left unconnected. See <i>Detailed Description</i> section.	
TH	TH	8	270.525	80.95	Loss of Signal (LOS) Threshold. Connect a resistor from this pin to ground to set the input signal level at which LOS outputs will be asserted. See <i>Application Information</i> section.	
LOS	LOS	9	1169.475	80.95	Inverted Loss of Signal Output. LOS is HIGH for input signals above the threshold programmed by TH. See <i>Detailed Description</i> section.	
LOS	LOS	10	1359.05	270.525	Noninverted Loss of Signal Output. LOS is LOW for input signals above the threshold programmed by TH. See <i>Detailed Description</i> section.	
VCCA	VCC	11	1359.05	450.525	Power Supply	
LOAM	OUT-	12	1359.05	630.525	Inverted Data Output	
LAOP	OUT+	13	1359.05	810.525	Noninverted Data Output	
VCCA	VCC	14	1359.05	990.525	Power Supply	
SQ	SQUELCH	15	1359.05	1170.525	Squelch Input. Squelch is disabled if this pin is unconnecte or set LOW. When SQUELCH is HIGH, OUT+ and OUT- are forced to static levels.	
_	NC	—/16	1169.475	1359.05	No Connection	



3.125Gb/s CML Limiting Amplifier with LOS Detect

Detailed Description

The VSC7959 is a high speed limiting amplifier with Loss-of-Signal (LOS) detect. The device is designed to operate with a 3.3V or 5V supply in SDH/SONET and Fibre Channel applications up to 3.125Gb/s. The VSC7959 has current-mode logic (CML) outputs. The VSC7961 provides the same functionality as the VSC7959 with positive emitter-coupled logic (PECL) outputs. The key features of the VSC7959 are Loss-of-Signal (LOS) detect, output offset correction, output squelch, adjustable output levels, low power supply current, and fast rise and fall times.

The inputs of the device provide 100Ω input impedance between IN+ and IN- and are intended to be DCcoupled. The CML output circuits are designed to tolerate output impedance mismatches and may be AC- or DC-coupled.

Loss of Signal (LOS) Detect

This features utilizes an RMS power detector with programmable LOS indicator to provide two outputs, LOS and $\overline{\text{LOS}}$. The input TH is used to set the threshold at which the loss of signal detector outputs, LOS and $\overline{\text{LOS}}$, change state. See the Loss of Signal Specifications (Table 3) for setting the resistor value between TH and ground. The Loss of Signal Truth Table (Table 4) clarifies how LOS and SQUELCH interact.

Optional Squelch

Squelch is disabled when SQUELCH is not connected or is set to TTL low level. When SQUELCH is set to TTL high level and LOS is asserted, the data outputs, OUT+ and OUT- are forced to static levels. If LOS is not asserted, the outputs will not be squelched.

Offset Correction

This feature is provided to ensure that the offsets in the limiting amplifier coupled with its gain do not cause the output buffer to give a false output. Because of the high gain of the amplifier, offset correction using a lowfrequency feedback loop reduces input offset. If no component is placed between pins CZ1 and CZ2, the low frequency cut-off is 2MHz. If a 0.1 μ F capacitor is placed between CZ1 and CZ2, the low frequency cut-off is lowered to about 2kHz. For Fibre Channel and Gigabit Ethernet applications, leave pins CZ1 and CZ2 open. For ATM/SONET and other scrambled non-return-to-zero (NRZ) applications, place a 0.1 μ F capacitor between CZ1 and CZ2. This maintains a one-decade separation between the lowest input frequency and the low frequency cut-off. The low frequency cut-off of the offset correction loop is given by the following equation:

$$\begin{split} f_{OC} &= 43 / [2\pi * 35k (C_Z + 100pF)] \\ &= 196 \bullet 10^{-6} / (C_Z + 100pF) \\ &= 196 \bullet 10^{-6} / (0.1\mu F + 100pF) \\ &= 1.96kHz \end{split}$$



3.125Gb/s CML Limiting Amplifier with LOS Detect

Output Level Control

The LEVEL pin adjusts the output levels to 20mA when grounded and to 16mA when left unconnected.




Figure 3: Supply Current Measurement

Applications Information

Wire Bonding

For best performance, gold ball-bonding techniques are recommended. To minimize inductance, keep wire bond lengths short.

PCB Layout Guidelines


Use high frequency PCB layout techniques with solid ground planes to minimize crosstalk and EMI. Keep high speed traces as short as possible for signal integrity. Short input and output traces will provide best performance.



3.125Gb/s CML Limiting Amplifier with LOS Detect

Package Information

TSSOP-16






3.125Gb/s CML Limiting Amplifier with LOS Detect

Ordering Information

The order number for this product is formed by a combination of the device type and package type.



Notice

Vitesse Semiconductor Corporation ("Vitesse") provides this document for informational purposes only. This document contains pre-production information about Vitesse products in their concept, development and/or testing phase. All information in this document, including descriptions of features, functions, performance, technical specifications and availability, is subject to change without notice at any time. Nothing contained in this document shall be construed as extending any warranty or promise, express or implied, that any Vitesse product will be available as described or will be suitable for or will accomplish any particular task.

Vitesse products are not intended for use in life support appliances, devices or systems. Use of a Vitesse product in such applications without written consent is prohibited.